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Abstract— Synchronous power controller (SPC) has 
emerged as a suitable technique to equip grid-connected 
inverters with grid supporting functionalities such as inertial 
emulation and frequency/voltage support by mimicking the 
behavior of synchronous machines. Although the feasibility of 
the SPC has been experimentally verified under various 
operating conditions, parameter tuning for the SPC to ensure a 
stable inverter system has not been adequately addressed in the 
literature. To fill this gap, this paper presents a robust control 
design for the SPC to ensure its stable operation under the grid 
impedance variation. The proposed design procedure consists of 
system modelling and robust optimal parameter selection by 
using linear matrix inequality approach. The effectiveness of the 
proposed control design is proven by means of simulations and 
experiments. 
Keywords— linear matrix inequality, synchronous power 
controller, virtual admittance, virtual synchronous machine. 
I. INTRODUCTION
Recently, virtual synchronous machine concept for 
inverter-based distributed generators has drawn the attention 
from many researchers from industry and academia [1], [2]. 
As a result, several control schemes have been proposed in the 
literature [3]. Among the widely used approaches, the 
synchronous power controller (SPC) has been proved to be an 
attractive solution due to its simplicity and effectiveness [4], 
[5]. Since the SPC consists of several cascaded control loops, 
it is therefore necessary to design these loops properly not 
only to comply with grid codes but also to maintain a stable 
operation of the inverter system under different grid 
conditions. 
Considering the power control loop of the SPC, a flexible 
droop characteristics was proposed in [6]. In this work, the 
active power controller is designed to contain one zero and 
one pole instead of only on pole as in the conventional SPC. 
This modification gives rise to one more degree of freedom 
for the power control loop. As a result, damping factor and the 
inherent droop slope can be independently configured. 
Likewise, multiple virtual admittance based control approach 
was presented in [7] to reduce the harmonic content in injected 
currents. In this study, the virtual admittance is specifically 
designed for each harmonic sequence. Such improvement 
allows the SPC to control the harmonic content of the injected 
current. To take into account of all control loops, [8] proposed 
a generalized formulation for designing the SPC. Even though 
different aspects in parameter design of the SPC was tackled 
in the aforementioned proposals, variation in grid impedance 
which is the main source of instability was not taken into 
account. 
Considering the grid impedance variation, this paper 
presents a robust optimal design procedure for the SPC. The 
proposed control scheme emphasizes on the electrical part of 
the SPC where the adverse influence of LCL-filter takes place. 
The main contributions of this paper are the derivation of a 
state-space model of the electrical part and the utilization of 
linear matrix inequality (LMI) approach for selecting robust 
optimal gains. Comparative simulation and experimental 
results are provided to validate the proposed control scheme. 
The remaining of this paper is organized as follow: the 
section II presents the derivation of the SPC model by using 
state-space equations. From the system model, the robust 
optimal gains are calculated in the section III. Finally, the 
simulation and experimental results are presented in the 
section IV. 
II. MODELLING OF THE SPC
Fig. 1 shows the block diagram of the conventional SPC 
which consists of an electrical part and a mechanical part. The 
mechanical part being composed of an active power controller 
(APC) and reactive power controller (RPC) emulates the 
electromechanical interaction of a synchronous machine. On 
the other hand, the electrical part including a virtual 
admittance block and a current controller imitates the 
electromagnetic interaction of a synchronous machine. Since 
these two parts have different bandwidths, their dynamics are 
nearly decoupled. Therefore, their parameters can be 
independently tuned to meet stability and performance 
criteria. Since the selection of the parameters for the 
mechanical part has already addressed in detail in [6], this 
paper mainly focuses on the design of the electrical part. In 
this regard, the LCL-filter can be modelled in αβ-frame as 
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Fig. 1. Block diagram of the conventional SPC. 
is the inverter input voltage, gy i= , and the system matrices 
are as follows: 
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where cR , fR , and gR  are the filter resistances, cL  and gL
are the filter inductances, fC  is the filter capacitance, and 
thR  and thL  are the resistance and the inductance of grid 
impedance. It  is worth noting that grid impedance is usually 
represented by SCR and q X R=  ratio as 
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with V , nP , and gω  being line to line grid voltage, nominal 
power of the inverter, and nominal grid angular frequency 
For the purpose of designing a digital control system, (1)
and (2) can be discretized as follows: 
( 1) ( ) ( ) ( )lcl lcl lcl lcl lclk k u k w k+ = + +x A x B G   (5)
( ) ( )lcl lcl lcly k k= C x . (6) 
The delay caused by the digital implementation can also 
be modeled as follows: 
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where dx  is a dummy state that presents the one sampling 
step delay. 
Equation (7) and (8) can be rewritten in a compact form as 
( 1) ( ) ( ) ( )in in in in in in inx k x k u k w k+ = + +A B G   (9) 
( ) ( )in iny k k= C x (10) 
III. PROPOSED CONTROL SCHEME
Considering the electrical part of the SPC, while the virtual 
impedance should be tuned properly to meet the grid code 
requirement, the current controller can be arbitrary designed 
provided that it can track references. For modeling the virtual 
admittance, the following equation is used. 
* * *1 1( ) ( ) ( ) ( )vg g g g
v v v
Ri t i t v t v t
L L L
= − + − (11)
where vR  is the virtual resistance, vL  is the virtual 
inductance,  *gi  is the reference current for current controller, 
and *gv  is reference voltage coming from power control loop. 
The discrete-time counterpart of (11) is 
*( 1) ( ) B ( ) B ( )va va va g va gx k A x k v k v k+ = + −  (12)
The current controller is designed by using internal model 
principle as 
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or in a compact form as 
( ) ( ) ( )prc prc prc prct t e t= +x A x B   (14) 
where ωg  is the fundamental grid frequency. Equation (14) 
can be discretized as 
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Equation (9), (12), and (15) can be augmented as 
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The system in (16) is stable if and only if the following 
inequality holds.
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where 1−=Q R  with R being a positive definite matrix with 
appropriate dimension, and Y = KQ with K being the 
feedback gain vector.  
To find a robust optimal feedback gain, the following LMI 
optimization [9] is employed. 
Minimize       subject to
ε
Q  (17) (18)
TABLE I. SYSTEM PARAMETERS  
Inverter nominal power: P 350 kW
Grid nominal line voltage 360 V 
Grid nominal frequency 50 Hz 
DC-link voltage 800 V 
Inverter-side resistance 2.4 mΩ 
Inverter-side inductance 125 µH 
Capacitor resistance 25 mΩ 
Filter capacitance  300 µF 
Grid-side resistance 1 mΩ 
Grid-side inductance 50 µH 
Virtual resistance 53 mΩ 
Virtual inductance 509 µH 
where ε  is the convergent speed of the state which is tunable 
parameter determining the bandwidth of the closed-loop 
system, subscript 1,  2i =  indicate that the system matrix and 
the input matrix is evaluated at the maximum and minimum 
value of short circuit ration (SCR). The proposed control 
scheme is depicted in Fig. 2. 
IV. SIMULATION AND EXPERIMENTAL RESULTS
To validate the proposed control scheme, comparative 
simulations and hardware-in-the-loop (HIL) tests have been 
carried out. The system parameters are given in Table I. For 
the HIL tests, the inverter and filters are simulated in real-time 
simulator while the controller is implemented in a DSP-based 
control board. For both simulations and HIL tests, the 
switching frequency and sampling frequency are set at 3.15 
kHz and 6.3 kHz, respectively. 
To illustrate the limitation of the conventional SPC, Fig. 3 
shows the eigenvalue maps of the SPC with and without 
virtual admittance loop. It can be seen from Fig. 3a that the as 
the SCR increases the system become more and more stable 
when only current controller is used. However, when the 
virtual admittance is introduced, the system become unstable 
as the SCR reaches 10. As a consequence, it can be concluded 
that introducing the virtual admittance loop may deteriorate 
the stability of the inverter system. Therefore, it is necessary 
to consider the virtual admittance when designing the current 
controller. 
Fig. 4a shows that the proposed electrical part has the same 
gain and phase delay with those of the conventional one. Thus, 
steady-state response of the proposed electrical part is the 
same with that of the conventional one despite their structural 
differences. However, by considering the variation of SCR in 
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Fig. 2. The proposed control scheme. 
Fig. 3. Eigenvalues of the conventional SPC; (a) Current control loop only. 
(b) Electrical loop including the virtual admittance and current control 
loop. 
controller design, the stability of the proposed electrical part 
is ensured regardless of the variation in SCR as clearly shown 
in Fig. 4b. 
Fig. 6 shows the simulation responses of the conventional 
electrical part and the proposed electrical part. As seen, due to 
a step change in SCR value of the grid at t = 0.5 s, the 
conventional SPC becomes unstable resulting in highly 
distorted current waveform. On the contrary, the response of 
the proposed electrical part is unaffected by the variation of 
SCR. This confirms the effectiveness of the proposed control 
design approach.  
To verify the proposed control approach in a practical 
system, the HIL is used as shown in Fig. 6. The power 
converter is simulated in the real-time simulator while the 
controller is implemented in the DSP-based control board. As 
shown in Fig. 7, the HIL results are well consistent with those 
in simulation. 
V. CONCLUSION
It has been shown that introducing virtual admittance loop 
might reduce the stability margin of the inverter system due to 
the fact that the dynamics of the virtual admittance and the 
current controller are coupled. This paper has presented a 
controller design methodology to tackle with the 
aforementioned limitation of the conventional SPC. The proposed control scheme focuses on the electrical part of the
SPC. To considering the variation of the grid SCR, the state- 
Fig. 4. (a) Frequency response of the conventional electrical part and the 
proposed electrical part. (b) Eigenvalue map of the improved SPC. 
Fig. 5 Simulation results of the electrical part under a step change of SCR 
at t = 0.5 s; (a) Conventional electrical part. (b) Proposed electrical part. 
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Fig. 6. Hardware-in-the-loop setup. 
space model of the SPC is used. By applying the LMI 
approach, the proposed control scheme can ensure a stable 
operation of the inverter regardless of the variation on the grid 
SCR. Simulation and experimental results have been provided 
to verify the effectiveness of the proposed control scheme. 
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